Minimize power domain leakage and design margins while shortening Time-To-Market
Low-power SoCs rely on two design techniques, namely multiple operating frequencies and supply voltages to minimize dynamic power and coarse grain power gating by shutting down parts in sleep mode to save a large amount of leakage power (e.g. up to 99% saving). The implementation of such design techniques requires the insertion of specific cells …
Minimize power domain leakage and design margins while shortening Time-To-Market Read More »