Category: Technical papers

Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport Models
MIXDES 2012, 19th International Conference “Mixed Design of Integrated Circuits and Systems”, Warsaw, Poland
M.Cheralathan, E.Contreras, J.Alvarado,…

Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport Models MIXDES 2012, 19th International Conference “Mixed Design of Integrated Circuits and Systems”, May 24-26, 2012, Warsaw, Poland M. Cheralathan, E. Contreras, J. Alvarado, A. Cerdeira & B. Iñiguez Index Terms — Double-gate MOSFET, Hydrodynamic, Verilog-A, SMASH. In this paper we present the results …

Simulation Study of Nanoscale Double-Gate CMOS Circuits Using Compact Advanced Transport Models
MIXDES 2012, 19th International Conference “Mixed Design of Integrated Circuits and Systems”, Warsaw, Poland
M.Cheralathan, E.Contreras, J.Alvarado,…
Read More »

Automated on-the-fly verification of designs using detector-based methodology
S4D – System, Software, SoC and Silicon Debug Conference, Munich, Germany
D.Dammers, W.Guo, F.Masson, L.M.Voßkämper

Automated on-the-fly verification of designs using detector-based methodology Dirk Dammers, Wei Guo, Frédéric Masson, Lars M. Voßkämper Mixed-signal simulation of systems, i.e. analog & digital electronics with attached peripherals, such as sensors and actuators, already has an essential place in today’s design process. While the verification of the digital parts, mostly implemented in Verilog and …

Automated on-the-fly verification of designs using detector-based methodology
S4D – System, Software, SoC and Silicon Debug Conference, Munich, Germany
D.Dammers, W.Guo, F.Masson, L.M.Voßkämper
Read More »

Challenges of Monitoring High-voltage Battery Packs in Hybrid and Electric Vehicles
W.Guo, C.Domingues
June 2011 GSA Forum

Worldwide concerns of climate change and oil supply have triggered great interest in the electric vehicle (EV) and hybrid EV (HEV) segment of the automotive market. This rapid growth segment is also stimulated by the development of rechargeable batteries. As these “green” vehicles are powered by high-voltage (HV) battery packs consisting of hundreds of series-connected …

Challenges of Monitoring High-voltage Battery Packs in Hybrid and Electric Vehicles
W.Guo, C.Domingues
June 2011 GSA Forum
Read More »

Power efficiency in mobile audio headphone applications
P.Giletti

Power efficiency in mobile audio headphone applications Paul Giletti A key for the success of mobile audio resides in power consumption reduction, as the battery must handle more applications and last a longer time. Regarding the analog audio, referred to as the audio CODEC where specifications mainly focus on the stereo playback mode, quiescent power …

Power efficiency in mobile audio headphone applications
P.Giletti
Read More »

Reducing Power Consumption of microcontroller sub-systems using a Cache Controller
O.Montfort

Reducing Power Consumption of microcontroller sub-systems using a Cache Controller Olivier Montfort Introduction Strong market requirements for decreasing the power consumption of embedded systems and increasing complexity of systems-on-chip require innovative solutions addressing such needs. In microcontrollers systems using memories like Flash, OTP, EPROM or EEPROM, the memories can consume a large part of the …

Reducing Power Consumption of microcontroller sub-systems using a Cache Controller
O.Montfort
Read More »

Guidelines for Verilog-A Compact Model Coding
Nanotech 2010 Vol. 2, pp. 821-824, June 2010
G. Depeyrot, F. Poullet and B. Dumas

Keywords: Verilog-A, compact model, SPICE Verilog-A has practically become the standard for developing and coding compact device models. However, contrarily to the Verilog standard, where the IEEE has defined syntax and semantic rules for both simulation and synthesis (IEEE1364-2001 and IEEE 1364.1-2002), the Verilog-AMS hardware description language includes extensions dedicated to compact modeling, as a …

Guidelines for Verilog-A Compact Model Coding
Nanotech 2010 Vol. 2, pp. 821-824, June 2010
G. Depeyrot, F. Poullet and B. Dumas
Read More »

Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
C.Domingues
June 2010 GSA Forum

Smart electric meters are fundamental to the successful deployment of smart grid technology, as they improve grid reliability and user consumption control and reduce electricity theft. The variety of consumers’ emerging needs requires a much wider offering of energy metering systems-on-chip (SOCs), paving the way for more fabless companies to enter the energy measurement field. …

Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
C.Domingues
June 2010 GSA Forum
Read More »

Choosing the best Standard Cell Library without falling into the traps of traditional benchmarking methods
A.BONZO

Introduction Assessing the comparative performances of several Standard Cell Libraries in a reliable way is a tricky project as it deals with statistical issues. The methodology traditionally used in the industry to benchmark Standard Cell Libraries is the so- called “cell-by-cell” approach. It consists in taking one or two basic cells, such as a NAND2 …

Choosing the best Standard Cell Library without falling into the traps of traditional benchmarking methods
A.BONZO
Read More »

Performance of high resolution analog functions embedded into a SoC guaranteed by the Three-Noise-Path method
F.ESPALIEU

Introduction System-on-Chip (SoC) integrators have to put in place appropriate verifications in order to guarantee performance of analog Virtual Components (ViCs), also called IP blocks, once integrated into the SoC. Such performances may be affected by various kinds of noise and the most critical issue in integrating analog functions is then to assess potential noise …

Performance of high resolution analog functions embedded into a SoC guaranteed by the Three-Noise-Path method
F.ESPALIEU
Read More »