Skip to content

MENUMENU

IP Products
- - - IP Platforms – SPEED
  - - IP Solutions
  - - —– NEW PRODUCT —–
      
      Edge AI/ML accelerator (NPU)
      Discover our fully-programmable AI accelerator designed to execute deep neural networks
      View product details
    - Contact us
ASIC / SoC services
- - - ASIC / SoC expertise
  - - Contact us
Customer Support
- - - Customer Support
  - - Customer private space
      Login to MyDolphin
    - Contact us
Company
- - - Contact
      - Contact us
    - News & Media
    - Careers
      - Join us
MyDolphin login

Search

Search

Search

Search

Close this search box.

Guidelines for Verilog-A Compact Model Coding
Nanotech 2010, Anaheim, California, U.S.A.
G.Depeyrot, F.Poullet, B.Dumas

Jun 14, 2010

Guidelines for Verilog-A Compact Model Coding
Nanotech 2010, Anaheim, California, U.S.A.
G.Depeyrot, F.Poullet, B.Dumas

Download this press release

Post navigation

← Previous News

to receive announcements on our innovative solutions...

Dolphin Design, 1bisA et 2A Chemin du Pré Carré, 38240 Meylan, France

SPEED IP Platforms
Turnkey ASIC / SoC services
Company
Careers

SPEED IP Platforms
Turnkey ASIC / SoC services
Company
Careers

Follow us on

Linkedin Youtube Twitter Weixin

Subscribe to our newsletter

MyDolphin login

© 2022 Dolphin Design SAS – All Rights Reserved.

Terms and conditions
Privacy Policy
Business ethics

Terms and conditions
Privacy Policy
Business ethics